Abstract: A physical model of electron trapping/detrapping in electrically stressed oxide has been proposed in this paper. The new model is based on both inelastic multi-phonon trap-assisted tunneling and thermal emission, and also considers the capture effect of oxide bulk traps. It handles every trap separately, and establishes the dynamic procedure of traps capture and emission of electrons. Finally, through the proposed model we may accurately and effectively obtain the filling state of all the oxide traps at any stress and any time, which is very useful for the modeling of the endurance and data retention characteristics of floating gate nonvolatile memories.
Introduction
As the process node scales down, the reliability issues of floating gate nonvolatile memories become severe, such as endurance and data retention. The program/erase cycling will generate oxide traps, which are usually partly occupied by electrons or holes, then the trapped charge can affect the device's tunneling current and threshold voltage, and finally degrade the memory's endurance capability. Furthermore, the trapped charge and the floating gate charge together determine the memory cell's threshold voltage, thus electron detrapping from oxide bulk traps would also affect the cell's threshold voltage [1] , even though the floating gate charge keeps unchanged. Therefore, to accurately model the memory cell's endurance and retention characteristics, the filling state of all the bulk traps must be obtained, which requires a comprehensive electron trapping-detrapping (T-D) model. In addition, the electron T-D phenomenon has also great impact on the device's bias temperature instability (BTI) [2, 3] and random telegraph noise (RTN) [4, 5] as the size scales.
The classical method of simulating electron T-D is based on the tunneling front (TF) model [6] , as shown in Fig. 1 . This model assumes that electron emission from bulk traps only by tunneling, the tunneling front x m ðtÞ gradually transits from the interface to the inside of the oxide, and x m ðtÞ is proportional to the logarithm of time. The TF model is a semi-empirical model, and it does not consider the cases of electron detrapping through thermal emission and electron capture by traps, thereby it cannot accurately predict the filling state of the bulk traps. R. Yamada et al. extended the TF model by taking detrapping through thermal emission into account [7] , which is believed to be the main way for shallow level traps. In recent years, there are many researches on the T-D model, but most of them are based on the statistical empirical equations [2, 3, 8] , thus cannot give the filling state of bulk traps. D. Garetto et al. proposed a T-D model based on multi-phonon trap-assistedtunneling (TAT) mechanism [9] , but its calculation is too complicated since it needs to solve the Possion-Schroedinger equations. Besides, it does not include the detrapping way of thermal emission.
In this paper, a comprehensive dynamic electron T-D model is proposed based on multi-phonon TAT and thermal emission, the new model calculates for every single bulk trap according to the trap's capture time and emission time, and finally establish the dynamic process of traps capturing and emitting electron under any given stress condition.
Proposed electron T-D model
The schematic diagram of the proposed electron T-D model is shown in Fig. 2 , which mainly consists of three processes: 1) trap captures electron through tunneling, 2) trapped electron escapes from trap through tunneling, and 3) trapped electron passes through the potential barrier by thermal emission. The first two processes can be described by multi-phonon TAT mechanism in 2.1, and the last one can be modeled by the method introduced in 2.2.
Inelastic multi-phonon TAT
We adopt inelastic multi-phonon TAT mechanism [4, 10, 11, 12, 13] to model the processes of capture and emission of electrons. Due to the coupling of electron with oxide phonons, a series of virtual trap energy levels are generated in the oxide band gap, thereby enlarges the tunneling probability. The time constants of capture and emission of electron by and from the j th trap, denoted as c;j;TAT and e;j;TAT respectively, can be expressed as: where c;j;m ( e;j;n ) is the time required for the electron capture (emission) by (from) the j th trap while releasing (absorbing) m (n) phonons as shown in Fig. 2 , and can be expressed as [10, 12] :
ð e;j;n Þ À1 ¼ N jþ1 ðE j;n Þ Á ð1 À f jþ1 ðE j;n ÞÞ Á P T;j;jþ1 ðE j;n Þ Á Em j;n ð4Þ
here E j;k is the generated virtual energy levels, N j is the density of states, f j is the Fermi-Dirac occupation probability, P T;i;j ðEÞ is the tunneling probability of electron from the i th trap to the j th trap, Ca j;m and Em j;n are the trap capture and emission rates respectively. ðħÂ 0 Þ 3 , r T;j is the j-th trap's capture radius, r T;j ¼ ffiffiffiffiffiffiffiffiffiffiffiffi T;j = p , T;j is the trap's cross section, and E g;ox is the oxide bandgap. Besides, ħÂ 0 is the oxide's electro-optical energy,
The multi-phonon transition probability LðmÞ can be given by:
where S is the Huang-Rhys factor [14] , f B is the Bose function, f B ¼ 
Thermal emission
The time constant of electron detrapping from the j-th trap through thermal emission, e;j;TE , has been derived by P. J. McWhorter et al. based on ShockeyRead-Hall (SRH) statistical method [15] , and is given by
, m ox is the effective electron mass in oxide, E t is the energy depth of the j-th trap, t is the trap's cross section.
Considering the potential barrier lowering effect by the image force and the immobility of the positive charge [16] , we have the barrier reduction of Á ¼ ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi qjF ox j=" ox p , where q is the elementary charge, " ox is the permittivity in oxide. Thereby we have
Finally, for the j-th trap, the time constant of it capturing an electron c;j , and that of it emitting an electron e;j , can be described as
e;j ¼ ð e;j;TAT À1 þ e;j;TE À1 Þ À1 ð11Þ
Simulation procedure
To model the electron T-D process of all the bulk traps in the oxide, we should first create the following arrays: 1) StateArray, to record the state information of every trap; 2) TauCaArray and TauEmArray, to record the time constants c;j and e;j of each trap respectively; 3) StateChangeArray, to record when will each trap changes its state. The simulation procedure of the proposed electron T-D model is shown in Fig. 3 , and the details are given below. 1) Input the simulation conditions, including the device's structural information, the trap parameters and the bias condition.
2) Generate the bulk traps according to the trap parameters, note that the number of traps N ot follows the Poisson distribution, the position coordinates obey the uniform distribution, and the energy level E t obeys Gauss distribution.
3) Initialize the bulk traps' StateArray. 4) Calculate the electric field in the oxide F ox . 5) According to eq. (10) and eq. (11), calculate c;j and e;j for each bulk trap, and then create the time constant arrays TauCaArray and TauEmArray.
6) Combining StateArray, TauCaArray and TauEmArray, we may simply deduce the StateChangeArray.
7) Find the minimum value of StateChangeArray as minValue and its corresponding trap as trapID, which means that trap trapID will change its state at time minValue, and the corresponding value in StateArray should be updated.
8) According to the new StateArray, update the corresponding value in StateChangeArray.
9) Repeat step 7) to 8) until the simulation time reaches the preset value. If the change of bias exceeds 10%, return to step 4). Fig. 4 gives the electron T-D simulation results of NMOS transistor under low stress (gate voltage V G ¼ 2 V). Fig. 4a presents the filling state of the bulk traps at the end of the simulation, here '0' represents empty, '1' means filled by an electron, and the horizontal coordinate z is the vertical distance between the trap and the interface of Si/SiO 2 . Fig. 4b shows the change of oxide charge per unit area Q ot 0 ,
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here
, A is the oxide area, and t ox is the oxide thickness. Fig. 4c and Fig. 4d show the changes of gate charge per unit area Q G 0 and bulk charge per unit area Q B 0 respectively. From the simulation results we can see that, electron detrapping is proportional to the logarithm of time, and this is fully consistent with Table I . Trap parameters of different devices. These parameters are obtained by fitting the TAT model with the measured stress induced leakage current (SILC).
Device Type the measured results [1, 7] . Furthermore, both Q G 0 and Q B 0 decrease with time, which means that electrons detrap from bulk trap to both gate and bulk electrodes. Therefore, through this model, the electron trapping/detrapping behavior can be simulated accurately. Fig. 5 gives the electron T-D simulation results of NMOS transistor under high stress (V G ¼ 8 V). As we can see, the device enters equilibrium state at about 1 ms, then Q ot 0 remains basically unchanged, electrons enter the oxide from the bulk and then go to the gate. The trap filling state under equilibrium state is shown in Fig. 5a , and the vertical position range of the filled traps is marked as [x 1 x 2 ]. Therefore, the filling state of the all the traps under any stress may be obtained by the proposed model, and this is essential for the modeling of the endurance and data retention characteristics of floating gate memories. Fig. 6 shows the relationship between x 1 , x 2 of different devices and stress, and Fig. 7 shows that between the time required to reach the equilibrium state t s and stress. As we can see, x 1 and x 2 are nearly proportional to the logarithm of F ox , and as the stress increases t s decreases rapidly. It should be noted that, for negative biased PMOS transistor, its bulk traps are all empty in equilibrium state as shown in Fig. 6d , this is because R c;j;TAT is far less than R e;j;TAT in negative biased case, i.e., the rate of trapping electrons by bulk traps is much less than the rate of detrapping electrons. Table I , V G ¼ 2 V, the simulation time is 1000 s, and all the bulk traps are assumed to be filled by electrons at the initial moment. Table I , V G ¼ 8 V, the simulation time is 5 ms, and all the bulk traps are assumed to be filled by electrons at the initial moment. Table I . The relationship between t s of different devices and stress, the trap parameters are given in Table I . Table I , V G ¼ 2 V, all the bulk traps are assumed to be filled by electrons at the initial moment, the simulation temperatures are 25°C, 85°C and 150°C respectively. © IEICE 2017 Fig. 8 also gives the trends of electron detrapping with temperature. The higher the temperature, the faster the electron detrapping, since the high temperature accelerates the tunneling and thermal emission mechanisms shown in Fig. 2 . Furthermore, the proposed model is calculated much more effectively than the model in [9] , since it does not need to solve the Possion-Schroedinger equations.
Conclusion
In this paper a physical comprehensive model of electron trapping/detrapping in electrically stressed oxide is presented. The proposed model takes both inelastic multi-phonon trap-assisted tunneling and thermal emission into account for the first time, and thanks to the new dynamic simulation framework which calculates for every single bulk trap separately, we may precisely simulate the dynamic procedure of traps capture and emission of electrons. Furthermore, the new model is computed effectively. Simulations under both conditions of low stress and high stress are proceeded to validate the proposed model, and the simulation results are fully consistent with the measured results and other empirical equations. In conclusion, the new model enables us to accurately and effectively obtain the filling state of all the oxide traps at any given stress and any time, which would be very helpful for the modeling of the reliability issues of nonvolatile memories and other semiconductor devices.
